## IN THE SPECIFICATION

Please replace the paragraph beginning at page 7, line 3, as follows:

During operation of the circuit 50,  $s_{0e}$ ,  $s_{1e}$ ,  $s_{0e}$ ,  $s_{0}$  are sequentially offered to the multiplication logic  $60 \dots 63$  on successive cycles by control means 99. At the outset of each column multiplication, the registers MixCol<sub>0</sub> to MixCol<sub>3</sub> are pre-set to zero.

5